This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.



United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO		
10/006,669	12/10/2001	Hitoshi Ogawa	TSM-18	2239		
75	90 08/04/2004	EXAMINER				
MATTINGLY, STANGER & MALUR, P.C.			CHU, GA	CHU, GABRIEL L		
ATTORNEYS A	AT LAW	ART UNIT	PAPER NUMBER			
1800 DIAGONAL ROAD			2114	2114		
ALEXANDRIA	, VA 22314	DATE MAILED: 08/04/2004				

Please find below and/or attached an Office communication concerning this application or proceeding.



		Applicatio	n No.	Applicant(s)	(
		10/006,669	9	OGAWA ET AL.				
	Office Action Summary	Examiner		Art Unit				
		Gabriel L. C		2114				
Period fo	The MAILING DATE of this communication or Reply	appears on the	cover sheet with the c	orrespondence address	ş			
THE - Exte after - If the - If NO - Failt Any	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CFI SIX (6) MONTHS from the mailing date of this communication experiod for reply specified above is less than thirty (30) days, and period for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by streply received by the Office later than three months after the reply are period for reply will. See 37 CFR 1.704(b).	DN. R 1.136(a). In no ever n. a reply within the statut riod will apply and will latute, cause the appli	nt, however, may a reply be tim ory minimum of thirty (30) day: expire SIX (6) MONTHS from eation to become ABANDONE	nely filed s will be considered timely. the mailing date of this communi D (35 U.S.C. § 133).	ication.			
Status								
1)[∑]	Responsive to communication(s) filed on 1	0 December 20	01					
•	Responsive to communication(s) filed on <u>10 December 2001</u> . This action is FINAL .							
3)								
۵,۵	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
5)□ 6)⊠ 7)⊠	Claim(s) 1-11 is/are pending in the applicate 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 5-8,10 and 11 is/are rejected. Claim(s) 1-4 and 9 is/are objected to. Claim(s) are subject to restriction are	drawn from con						
Applicat	ion Papers							
10)	The specification is objected to by the Example The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the control The oath or declaration is objected to by the	accepted or b) the drawing(s) be rrection is require	e held in abeyance. See d if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.1				
Priority :	under 35 U.S.C. § 119							
12)⊠ a)	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Buse the attached detailed Office action for a	nents have beer nents have beer priority docume reau (PCT Rule	received. received in Applicati nts have been receive 17.2(a)).	on No ed in this National Stag	e			
Attachmer	ut(s)							
	ce of References Cited (PTO-892)		4) 🔲 Interview Summary					
2) Notice 3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SE er No(s)/Mail Date 10 Jan 2001	3/08)	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate atent Application (PTO-152)				

Art Unit: 2114

DETAILED ACTION

Claim Objections

1. Claims 1-3, 5, and 8 are objected to because of the following informalities:

Referring to claim 1, from line 17, "an storage" is understood to refer to "a storage".

Referring to claim 2, from line 2, "as said each piece" is understood to refer to "for each said piece".

Referring to claim 3, from line 5, "an outside" is understood to refer to "outside".

Referring to claim 5, from line 15, "pieces of defect information on said pieces of defective track" is understood to refer to "pieces of defect information on said defective tracks".

Referring to claim 8, "said defect information, before and after" is understood to refer to "said defect information before and after".

Further referring to claim 8, "said storage means stores a volume of each piece of said defect information before and after said each piece of the defect information" is not clear. As written, this implies that each piece of defect information has *another* piece of defect information stored both before *and* after it, implying that both the storage medium and stored information are without limit, i.e., infinite. As it is not possible for this to be the case, the claim is interpreted as "said storage means stores volumes of each piece of said defect information sequentially".

Appropriate correction is required.

Art Unit: 2114

Claim Rejections - 35 USC § 112

2. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

3. Claim 8 is rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Referring to claim 8, it is not clear how or why (with emphasis) "said processing means sequentially accesses said pieces of defect information forward and backward". Applicant's specification provides for sequential access, but nowhere indicates access in more than one direction. For the purpose of examination, claim 8 is understood to refer to "said processing means sequentially accesses said pieces of defect information".

Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35
U.S.C. 102 that form the basis for the rejections under this section made in this
Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 5. Claims 5-8, 10, and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by US 4498146 to Martinez. Referring to claim 5, Martinez discloses

Art Unit: 2114

a storage means that has an area in which pieces of physical track number information on defective tracks are stored in to areas at respective addresses corresponding to said pieces of physical track number information, and an area in which pieces of defect information on said defective tracks are stored (From line 21 of column 8, "If the virtual address is valid, the DFC processor 14 undertakes the translation thereof into a real address. As shown by block 38, the DFC processor 14 stores the virtual address in a variable referred to as an incremented virtual address (IVA) 20. The IVA 20 is a memory location in the DFC RAM 15b (see FIG. 4) which is utilized for temporary storage by the DFC controller 14. Alternatively, the IVA 20 may be a general register (not shown) within the DFC controller 14. As further shown by the block 38, the DFC controller 14 also initializes the contents P of a defect table pointer 32 in the active job table (AJT) 25a. The defect table pointer 32 points to an entry in the defect table 24a which contains the address of the next defect that must be considered in the current translation process."); and a processing means for receiving an instruction of read or write to a track of said storage medium, for referring to said storage means, and for performing defect processing on a defective track (From line 27 of column 3, "The DFC 12 may be any suitable commercially available unit. The DFC 12 operates in a conventional manner, with exceptions that are explained further below. Inter alia, the DFC 12 includes a DFC processor 14 and a DFC memory 15. The DFC processor 14 initiates and responds to signaling that makes up the communication protocol of the bus 18 and actively controls the operation of the disk file 13, including the accessing of

Art Unit: 2114

storage locations therein for purposes of writing information into or reading information out of those locations. The DFC memory 15 is a rapidly accessible memory. The time for access by the DFC processor 14 of a memory location in the DFC memory 15 is significantly lower than its time for access of a memory location in the disk file 13. The DFC memory 15 is comprised of two portions: a readable and writable, random access, memory (RAM) 15b and a readable-only memory (ROM) 15a. The DFC ROM 15a holds the program under whose control the DFC processor 14 operates. The program includes the various routines, flowcharted in FIGS. 5-10, that the DFC processor 14 executes. The DFC RAM 15 b holds the data required by the DFC processor 14 for operation, and also provides buffer storage for information being transferred between the disk file 13 and the system bus 18."); and said storage means stores said pieces of physical track number information on defective tracks and pieces of pointer information indicating addresses of areas at which pieces of defect information on said defective tracks are stored (From line 21 of column 8, "If the virtual address is valid, the DFC processor 14 undertakes the translation thereof into a real address. As shown by block 38, the DFC processor 14 stores the virtual address in a variable referred to as an incremented virtual address (IVA) 20. The IVA 20 is a memory location in the DFC RAM 15b (see FIG. 4) which is utilized for temporary storage by the DFC controller 14. Alternatively, the IVA 20 may be a general register (not shown) within the DFC controller 14. As further shown by the block 38, the DFC controller 14 also initializes the contents P of a defect table pointer 32 in the active job table (AJT) 25a. The defect table pointer 32 points to

Art Unit: 2114

an entry in the defect table 24a which contains the address of the next defect that must be considered in the current translation process."); and when said processing means receives an instruction of read or write to a track of said storage medium, said processing means refers to a piece of said physical track number information on defective tracks based on said addresses, and then, when said track as an object of said instruction is a defective track, refers to a piece of said pointer information, detects a piece of the defect information at a storage area indicated by said piece of the pointer information, and performs defect processing on said defective track based on said piece of the defect information (From line 6 of column 8, "To convert the virtual address into a real address, the DFC processor 14 performs the operations flowcharted in FIG. 7. Having received the virtual address (VA), as shown in block 36, the DFC processor 14 first checks whether the address is a valid virtual address, as shown in block 37. Validity of the address is determined by whether or not the given virtual address is exceeded by the virtual address of the last storage location in the disk 13a which is available for use by a job. The address of the last available storage location in the disk media 50 is determined by the DFC processor 14 from the disk type 33 entry of the AJT 25a. If the virtual address is invalid, the DFC processor 14 aborts the job, as shown in block 66, and sends a message to the originator of the job informing it thereof. If the virtual address is valid, the DFC processor 14 undertakes the translation thereof into a real address. As shown by block 38, the DFC processor 14 stores the virtual address in a variable referred to as an incremented virtual address (IVA) 20. The IVA 20

Art Unit: 2114

is a memory location in the DFC RAM 15b (see FIG. 4) which is utilized for temporary storage by the DFC controller 14. Alternatively, the IVA 20 may be a general register (not shown) within the DFC controller 14. As further shown by the block 38, the DFC controller 14 also initializes the contents P of a defect table pointer 32 in the active job table (AJT) 25a. The defect table pointer 32 points to an entry in the defect table 24a which contains the address of the next defect that must be considered in the current translation process. As no defects have yet been considered, the defect table pointer 32 is initialized to point to the first entry 27 of the defect table 24a, by being loaded with the contents of the DTA 31. Likewise as shown in the block 38, the processor 14 also resets to zero the contents d of a defect counter 26." Further, from line 15 of column 9, "As shown by the block 41, the DFC processor 14 increments the contents P of the defect table pointer 32 by the count d of the counter 26 to point the pointer 32 to the first entry of the defect table 24a which exceeds the virtual address. The DFC processor 14 also increments the IVA 20 by the count d of the counter 26 to shift the virtual address and thus compensate it for the number of defective storage locations whose real addresses precede the virtual address.").

Referring to claim 6, Martinez discloses said storage means partitions a storage area into partition areas each corresponding to a plurality of tracks, and further stores pieces of identification information on said partition areas; and said processing means accesses each of said partition areas each corresponding to a plurality of tracks (From line 52 of column 3, "The disk file 13 is comprised of one or more disks. In the example of FIG. 1, the disk file 13 includes up to eight disks

Art Unit: 2114

13a-13h. The disks 13a through 13h may be conventional commercially available units. Each disk 13a through 13h operates independently of the others. The disks 13a through 13h are substantially the same, and therefore only one, the disk 13a, will be discussed in more detail, with the understanding that the discussion pertains to the disks 13b through 13h as well.").

Referring to claim 7. Martinez discloses a storage means for storing pieces of physical track number information on defective tracks and pieces of defect information on said defective tracks into areas at respective addresses corresponding to said pieces of physical track number information (From line 21 of column 8, "If the virtual address is valid, the DFC processor 14 undertakes the translation thereof into a real address. As shown by block 38, the DFC processor 14 stores the virtual address in a variable referred to as an incremented virtual address (IVA) 20. The IVA 20 is a memory location in the DFC RAM 15b (see FIG. 4) which is utilized for temporary storage by the DFC controller 14. Alternatively, the IVA 20 may be a general register (not shown) within the DFC controller 14. As further shown by the block 38, the DFC controller 14 also initializes the contents P of a defect table pointer 32 in the active job table (AJT) 25a. The defect table pointer 32 points to an entry in the defect table 24a which contains the address of the next defect that must be considered in the current translation process."); and a processing means for receiving an instruction of read or write to a track of said storage medium, for referring to said storage means, and for performing defect processing on a defective track (From line 27 of column 3, "The DFC 12 may be any suitable commercially available unit. The

Art Unit: 2114

DFC 12 operates in a conventional manner, with exceptions that are explained further below. Inter alia, the DFC 12 includes a DFC processor 14 and a DFC memory 15. The DFC processor 14 initiates and responds to signaling that makes up the communication protocol of the bus 18 and actively controls the operation of the disk file 13, including the accessing of storage locations therein for purposes of writing information into or reading information out of those locations. The DFC memory 15 is a rapidly accessible memory. The time for access by the DFC processor 14 of a memory location in the DFC memory 15 is significantly lower than its time for access of a memory location in the disk file 13. The DFC memory 15 is comprised of two portions: a readable and writable, random access, memory (RAM) 15b and a readable-only memory (ROM) 15a. The DFC ROM 15a holds the program under whose control the DFC processor 14 operates. The program includes the various routines, flowcharted in FIGS. 5-10, that the DFC processor 14 executes. The DFC RAM 15 b holds the data required by the DFC processor 14 for operation, and also provides buffer storage for information being transferred between the disk file 13 and the system bus 18."); and when said processing means receives an instruction of read or write to a track of said storage means, said processing means refers to a piece of said physical track number information on defective tracks based on said addresses to detect a piece of the defect information, and then, when said track as an object of said instruction is a defective track, performs defect processing on said defective track based on said piece of the defect information (From line 6 of column 8, "To convert the virtual address into a real address, the DFC processor

Art Unit: 2114

14 performs the operations flowcharted in FIG. 7. Having received the virtual address (VA), as shown in block 36, the DFC processor 14 first checks whether the address is a valid virtual address, as shown in block 37. Validity of the address is determined by whether or not the given virtual address is exceeded by the virtual address of the last storage location in the disk 13a which is available for use by a job. The address of the last available storage location in the disk media 50 is determined by the DFC processor 14 from the disk type 33 entry of the AJT 25a. If the virtual address is invalid, the DFC processor 14 aborts the job, as shown in block 66, and sends a message to the originator of the job informing it thereof. If the virtual address is valid, the DFC processor 14 undertakes the translation thereof into a real address. As shown by block 38, the DFC processor 14 stores the virtual address in a variable referred to as an incremented virtual address (IVA) 20. The IVA 20 is a memory location in the DFC RAM 15b (see FIG. 4) which is utilized for temporary storage by the DFC controller 14. Alternatively, the IVA 20 may be a general register (not shown) within the DFC controller 14. As further shown by the block 38, the DFC controller 14 also initializes the contents P of a defect table pointer 32 in the active job table (AJT) 25a. The defect table pointer 32 points to an entry in the defect table 24a which contains the address of the next defect that must be considered in the current translation process. As no defects have yet been considered, the defect table pointer 32 is initialized to point to the first entry 27 of the defect table 24a, by being loaded with the contents of the DTA 31. Likewise as shown in the block 38, the processor 14 also resets to zero the contents d of a

Art Unit: 2114

defect counter 26." Further, from line 15 of column 9, "As shown by the block 41, the DFC processor 14 increments the contents P of the defect table pointer 32 by the count d of the counter 26 to point the pointer 32 to the first entry of the defect table 24a which exceeds the virtual address. The DFC processor 14 also increments the IVA 20 by the count d of the counter 26 to shift the virtual address and thus compensate it for the number of defective storage locations whose real addresses precede the virtual address.").

Referring to claim 8, Martinez discloses said storage means stores a volume of each piece of said defect information sequentially; and said processing means sequentially accesses said pieces of defect information (From line 7 of column 7, "Referring to FIG. 4, the defect table 24a comprises the ordered list of the addresses of defective tracks 54 existent in the disk media 50. The defect table 24a begins with an entry 27 designating the address of the first defective track 54 in the disk media 50 and continues with addresses of subsequent defects, down to an entry 28 which designates the address of the last defective track 54. The table 24a ends with an entry 29 which is the phantom address designating the end of the table 24a." Further, from the abstract, "A disk file controller uses manufacturer-provided information about the location of defects to construct a sequentially ordered list of addresses of defective storage locations in the disk, and the list is stored in a table in the disk. During use of the disk, the disk file controller reads the table of defects into its memory and uses it to translate virtual addresses into real addresses. The translation process skips over real addresses of defective locations. The virtual address is translated into

Art Unit: 2114

a real address by being incremented by the number of defects whose addresses are lower than the real address. Subsequent contiguous virtual addresses are translated into real addresses by being incremented by the number of contiguous defective locations that follow the location associated with the preceding virtual address.").

Referring to claims 10 and 11, Martinez discloses said defect processing performs at least either of skipping processing, in which a defective sector is replaced by a normal sector, and slipping processing, in which a defective sector is replaced by a normal sector that physically follows said defective sector (From the abstract, "A disk file controller uses manufacturer-provided information about the location of defects to construct a sequentially ordered list of addresses of defective storage locations in the disk, and the list is stored in a table in the disk. During use of the disk, the disk file controller reads the table of defects into its memory and uses it to translate virtual addresses into real addresses. The translation process skips over real addresses of defective locations. The virtual address is translated into a real address by being incremented by the number of defects whose addresses are lower than the real address. Subsequent contiguous virtual addresses are translated into real addresses by being incremented by the number of contiguous defective locations that follow the location associated with the preceding virtual address.").

Allowable Subject Matter

6. Claims 1-4 and 9 are objected to as having objectionable subject matter but would be allowable if rewritten to overcome this objectionable subject matter.

Art Unit: 2114

Referring to claims 1-4 and 9, the prior art does not teach or fairly suggest said storage means stores pieces of pointer information for groups of said pieces of defective track information, with each piece of the pointer information indicating a start address of a storage area for each of said predetermined groups, in the scope and context of claim 1.

Conclusion

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US 4310901 to Harding et al.

US 6052798 to Jeddeloh, from the abstract, "An error map that identifies the defective memory portions of the memory module is created and stored in the computer system. Using the error map, a remapping table that maps each of the defective memory portions to a non-defective memory portion in the memory module is created and then stored. In response to receiving from the memory requester a request for access to a requested memory portion of the memory module, a determination is made from the error map whether the requested memory portion is one of the defective memory portions. If the error map indicates that the requested memory portion is one of the defective memory portions, then a determination is made from the remapping table the non-defective memory portion to which the requested memory portion is mapped."

US 6279089 to Schibilla et al.

US 6701465 to Tashiro

US 2001/0042223 to Hoskins

Page 14

Application/Control Number: 10/006,669

Art Unit: 2114

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Gabriel L. Chu whose telephone number is (703) 308-7298. The examiner can normally be reached on weekdays between 8:30 AM and 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert W. Beausoliel, Jr. can be reached on (703) 305-9713. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

gc

ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100